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Energy-Efficient Real-Time Scheduling for
Two-Type Heterogeneous Multiprocessors
Mason Thammawichai, Student Member, IEEE, and Eric C. Kerrigan, Member, IEEE
Abstract—We propose three novel mathematical optimization formulations that solve the same two-type heterogeneous
multiprocessor scheduling problem for a real-time taskset with hard constraints. Our formulations are based on a global scheduling
scheme and a fluid model. The first formulation is a mixed-integer nonlinear program, since the scheduling problem is intuitively
considered as an assignment problem. However, by changing the scheduling problem to first determine a task workload partition and
then to find the execution order of all tasks, the computation time can be significantly reduced. Specifically, the workload partitioning
problem can be formulated as a continuous nonlinear program for a system with continuous operating frequency, and as a continuous
linear program for a practical system with a discrete speed level set. The task ordering problem can be solved by an algorithm with a
complexity that is linear in the total number of tasks. The work is evaluated against existing global energy/feasibility optimal workload
allocation formulations. The results illustrate that our algorithms are both feasibility optimal and energy optimal for both implicit and
constrained deadline tasksets. Specifically, our algorithm can achieve up to 40% energy saving for some simulated tasksets with
constrained deadlines. The benefit of our formulation compared with existing work is that our algorithms can solve a more general
class of scheduling problems due to incorporating a scheduling dynamic model in the formulations and allowing for a time-varying
speed profile. Moreover, our algorithms can be applied to both online and offline scheduling schemes.
Index Terms—Real-Time systems, power-aware computing, Optimal scheduling, dynamic voltage scaling, Optimal Control
✦
1 INTRODUCTION
E FFICIENT energy management has become an importantissue for modern computing systems due to higher
computational power demands in today’s computing sys-
tems, e.g. sensor networks, satellites, multi-robot systems, as
well as personal electronic devices. There are two common
schemes used in modern computing energy management
systems. One is dynamic power management (DPM), where
certain parts of the system are turned off during the proces-
sor idle state. The other is dynamic voltage and frequency
scaling (DVFS), which reduces the energy consumption by
exploiting the relation between the supply voltage and
power consumption. In this work, we consider the problem
of scheduling real-time tasks on heterogeneous multipro-
cessors under a DVFS scheme with the goal of minimizing
energy consumption, while ensuring that both the execution
cycle requirement and timeliness constraints of real-time
tasks are satisfied.
1.1 Terminologies and Definitions
This section provides basic terminologies and definitions
used throughout the paper.
Task Ti: An aperiodic task Ti is defined as a triple
Ti := (ci, di, bi); ci is the required number of CPU cycles
needed to complete the task, di is the task’s relative deadline
and bi is the arrival time of the task. A periodic task Ti
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is defined as a triple Ti := (ci, di, pi) where pi is the
task’s period. If the task’s deadline is equal to its period,
the task is said to have an ‘implicit deadline’. The task is
considered to have a ‘constrained deadline’ if its deadline
is not larger than its period, i.e. di ≤ pi. In the case that
the task’s deadline can be less than, equal to, or greater
than its period, it is said to have an ‘arbitrary deadline’.
Throughout the paper, we will refer to a task as an aperiodic
task model unless stated otherwise, because a periodic task
can be transformed into a collection of aperiodic tasks with
appropriately defined arrival times and deadlines, i.e. the
jth instance of a periodic task Ti, where j ≥ 1, arrives at
time (j − 1)pi, has the required execution cycles ci and
an absolute deadline at time (j − 1)pi + di. Moreover, for
a periodic taskset, we only need to find a valid schedule
within its hyperperiod L, defined as the least common
multiple (LCM) of all task periods, i.e. the total number of
job instances of a periodic task Ti during the hyperperiod L
is equal to L/pi. The taskset is defined as a set of all tasks.
The taskset is feasible if there exists a schedule such that no
task in the taskset misses the deadline.
Speed sr : The operating speed sr is defined as the ratio
between the operating frequency f r of processor type-r and
the maximum system frequency fmax, i.e. s
r := f r/fmax,
fmax := max {max{f
r | r ∈ R}}, where R := {1, 2}.
Minimum Execution Time1 xi: The minimum execution
1. In the literature, this is often called ‘worst-case execution time’.
However, in the case where the speed is allowed to vary, using the
term ‘minimum execution time’ makes more sense, since the execution
time increases as the speed is scaled down. For simplicity of exposition,
we also assume no uncertainty, hence ‘worst-case’ is not applicable
here. Extensions to uncertainty should be relatively straightforward, in
which case xi then becomes ‘minimum worst-case execution time’.
2time xi is the execution time of task Ti when executed at the
maximum system frequency fmax, i.e. xi := ci/fmax.
Task Density2 δi(si): For a periodic task, a task density
δi(si) is defined as the ratio between the task execution
time and the minimum of its deadline and its period,
i.e. δi(si) := ci/(sifmaxmin{di, pi}), where si is the task
execution speed.
Taskset Density D(si): A taskset density D(si) of a
periodic taskset is defined as the summation of all task
densities in the taskset, i.e. D(si) :=
∑n
i=1 δi(si). The
minimum taskset density D is given by D :=
∑n
i=1 δi(1).
System Capacity C: The system capacity C is defined as
C :=
∑
r∈R s
r
maxmr, where s
r
max is the maximum speed of
processor type-r, i.e. srmax := f
r
max/fmax, f
r
max := max f
r,
mr is the total number of processors of type-r.
Migration Scheme: A global scheduling scheme al-
lows task migration between processors and a partitioned
scheduling scheme does not allow task migration.
Feasibility Optimal: An algorithm is feasibility optimal
if the algorithm is guaranteed to be able to construct a valid
schedule such that no deadlines are missed, provided a
schedule exists.
Energy Optimal: An algorithm is energy optimal when
it is guaranteed to find a schedule that minimizes the energy,
while meeting the deadlines, provided such a schedule
exists.
Step Function: A function f : X → R is a step (also
called a piecewise constant) function, denoted f ∈ PC, if
there exists a finite partition {X1, . . . , Xp} of X ⊆ R and a
set of real numbers {φ1, . . . , φp} such that f(x) = φi for all
x ∈ Xi, i ∈ {1, . . . , p}.
1.2 Related Work
Due to the heterogeneity of the processors, one should
not only consider the different operating frequency sets
among processors, but also the hardware architecture of the
processors, since task execution time will be different for
each processor type. In other words, the system has to be
captured by two aspects: the difference in operating speed
sets and the execution cycles required by different tasks on
different processor types.
With these aspects, fully-migration/global based
scheduling algorithms, where tasks are allowed to migrate
between different processor types, are not applicable in
practice, since it will be difficult to identify how much
computational work is executed on one processor type
compared to another processor type due to differences in
instruction sets, register formats, etc. Thus, most of the
work related to heterogeneous multiprocessor scheduling
are partition-based/non-preemptive task scheduling
algorithms [1]–[7], i.e. tasks are partitioned onto one
of the processor types and a well-known uniprocessor
scheduling algorithm, such as Earliest Deadline First
(EDF) [8], is used to find a valid schedule. With this scheme,
the heterogeneous multiprocessor scheduling problem
is reduced to a task partitioning problem, which can be
formulated as an integer linear program (ILP). Examples of
such work are [1] and [5].
2. When all tasks are assumed to have implicit deadlines, this is often
called ‘task utilization’.
However, with the advent of ARM two-type heteroge-
neous multicores architecture, such as the big.LITTLE archi-
tecture [9], that supports task migrations among different
core types, a global scheduling algorithm is possible. In [10],
[11], the first energy-aware global scheduling framework for
this special architecture is presented, where an algorithm
called Hetero-Split is proposed to solve a workload assign-
ment and a Hetero-Wrap algorithm to solve a schedule
generation problem. Their framework is similar to ours,
except that we adopt a fluid model to represent a scheduling
dynamic, our assigned operating frequency is time-varying
and the CPU idle energy consumption is also considered.
A fluid model is the ideal schedule path of a real-time
task. The remaining execution time is represented by a
straight line where the slope of the line is the task execution
speed. However, a practical task execution path is nonlinear,
since a task may be preempted by other tasks. The execution
interval of a task is represented by a line with a negative
slope and a non-execution interval is represented by a line
with zero slope.
There are at least two well-known homogeneous mul-
tiprocessor scheduling algorithms that are based on a
fluid scheduling model: Proportionate-fair (Pfair) [12] and
Largest Local Remaining Execution Time First (LLREF) [13].
Both Pfair and LLREF are global scheduling algorithms. By
introducing the notion of fairness, Pfair ensures that at any
instant no task is one or more quanta (time intervals) away
from the task’s fluid path. However, the Pfair algorithm
suffers from a significant run-time overhead, because tasks
are split into several segments, incurring frequent algorithm
invocations and task migrations. To overcome the disadvan-
tages of quantum-based scheduling algorithms, the LLREF
algorithm splits/preempts a task at two scheduling events
within each time interval [13]. One occurs when the remain-
ing time of an executing task is zero and it is better to select
another task to run. The other event happens when the task
has no laxity, i.e. the difference between the task deadline
and the remaining execution time left is zero, hence the
task needs to be selected immediately in order to finish the
remaining workload in time.
The unified theory of the deadline partitioning technique
and its feasibility optimal versions, called DP-FAIR, for
periodic and sporadic tasks are given in [14]. Deadline
Partitioning (DP) [14] is the technique that partitions time
into intervals bounded by two successive task deadlines,
after which each task is allocated the workload and is
scheduled at each time interval. A simple optimal schedul-
ing algorithm based on DP-FAIR, called DP-WRAP, was
presented in [14]. The DP-WRAP algorithm partitioned time
according to the DP technique and, at each time interval, the
tasks are scheduled usingMcNaughton’s wrap around algo-
rithm [15]. McNaughton’s wrap around algorithm aligns all
task workloads along a real number line, starting at zero,
then splits tasks into chunks of length 1 and assigns each
chunk to the same processor. Note that the tasks that have
been split migrate between the two assigned processors. The
work of [14] was extended in [16], [17] by incorporating a
DVFS scheme to reduce power consumption.
However, the algorithms that are based on the fairness
notion [13], [14], [16]–[19] are feasibility optimal, but have
hardly been applied in a real system, since they suffer
3from high scheduling overheads, i.e. task preemptions and
migrations. Recently, two feasibility optimal algorithms that
are not based on the notion of fairness have been proposed.
One is the RUN algorithm [20], which uses a dualization
technique to reduce the multiprocessor scheduling problem
to a series of uniprocessor scheduling problems. The other
is U-EDF [21], which generalises the earliest deadline first
(EDF) algorithm to multiprocessors by reducing the prob-
lem to EDF on a uniprocessor.
Alternatively to the above methods, the multiproces-
sor scheduling problem can also be formulated as an op-
timization problem. However, since the problem is NP-
hard [22], in general, an approximated polynomial-time
heuristic method is often used. An example of these ap-
proaches can be found in [23], [24], which consider energy-
aware multiprocessor scheduling with probabilistic task
execution times. The tasks are partitioned among the set of
processors, followed with computing the running frequency
based on the task execution time probabilities. Among
all of the feasibility assignments, an optimal energy con-
sumption assignment is chosen by solving a mathematical
optimization problem, where the objective is to minimize
some energy function. The constraints are to ensure that
all tasks will meet their deadlines and only one processor
is assigned to a task. In partitioned scheduling algorithms,
such as [23], [24], once a task is assigned to a specific pro-
cessor, the multiprocessor scheduling problem is reduced to
a set of uniprocessor scheduling problems, which is well
studied [25]. However, a partitioned scheduling method
cannot provide an optimal schedule.
1.3 Contribution
The main contributions of this work are:
• The formulation of a real-time multiprocessor
scheduling problem as an infinite-dimensional
continous-time optimal control problem.
• Three mathematical programming formulations to
solve a hard real-time task scheduling problem on
heterogeneous multiprocessor systems with DVFS
capabilities are proposed.
• We provide a generalised optimal speed profile solu-
tion to a uniprocessor scheduling problem with real-
time taskset.
• Our work is a multiprocessor scheduling algorithm
that is both feasibility optimal and energy optimal.
• Our formulations are capable of solving a multipro-
cessor scheduling problemwith any periodic tasksets
as well as aperiodic tasksets, compared to existing
work, due to the incorporation of a scheduling dy-
namic and a time-varying speed profile.
• The proposed algorithms can be applied to both an
online scheduling scheme, where the characteristics
of the taskset is not known until the time of execu-
tion, and an offline scheduling scheme, where the
taskset information is known a priori.
• Moreover, the proposed formulations can also be ex-
tended to a multicore architecture, which only allows
frequency to be changed at a cluster-level, rather than
at a core-level, as explained in Section 2.3.
1.4 Outline
This paper is organized as follows: Section 2 defines our fea-
sibility scheduling problem in detail. Details on solving the
scheduling problem with finite-dimensional mathematical
optimization is given in Section 3. The optimality problem
formulations are presented in Section 4. The simulation
setup and results are presented in Section 5. Finally, con-
clusions and future work are discussed in Section 6.
2 FEASIBILITY PROBLEM FORMULATION
Though our objective is to minimize the total energy con-
sumption, we will first consider a feasiblity problem before
presenting an optimality problem.
2.1 System model
We consider a set of n real-time tasks that are to be parti-
tioned on a two-type heterogeneous multiprocessor system
composed of mr processors of type-r, r ∈ R. We will
assume that the system supports task migration among
processor types, e.g. sharing the same instruction set and
having a special interconnection for data transfer between
processor types. Note that ci is the same for all processor
types, since the instruction set is the same.
2.2 Task/Processor Assumptions
All tasks do not share resources, do not have any precedence
constraints and are ready to start at the beginning of the
execution. A task can be preempted/migrated between dif-
ferent processor types at any time. The cost of preemption
and migration is assumed to be negligible or included in
the minimum task execution times. Processors of the same
type are homogeneous, i.e. having the same set of operat-
ing frequencies and power consumptions. Each processor’s
voltage/speed can be adjusted individually. Additionally,
for an ideal system, a processor is assumed to have a
continuous speed range. For a practical system, a processor
is assumed to have a finite set of operating speed levels.
2.3 Scheduling as an Optimal Control Problem
Below, we will refer to the sets I := {1, . . . , n}, Kr :=
{1, . . . ,mr} and Γ := [0, L], where L is the largest deadline
of all tasks. Note that ∀i, ∀k, ∀r, ∀t are short-hand notations
for ∀i ∈ I, ∀k ∈ Kr, ∀r ∈ R, ∀t ∈ Γ, respectively. The
scheduling problem can therefore be formulated as the fol-
lowing infinite-dimensional continous-time optimal control
problem:
find xi(·), a
r
ik(·), s
r
k(·), ∀i ∈ I, k ∈ K
r, r ∈ R
subject to
xi(bi) = xi, ∀i (1a)
xi(t) = 0, ∀i, t /∈ [bi, bi + di) (1b)
x˙i(t) ≥ −
κ∑
r=1
mr∑
k=1
arik(t)s
r
k(t), ∀i, t, a.e. (1c)
κ∑
r=1
mr∑
k=1
arik(t) ≤ 1, ∀i, t (1d)
4n∑
i=1
arik(t) ≤ 1, ∀k, r, t (1e)
srk(t) ∈ S
r, ∀k, r, t (1f)
arik(t) ∈ {0, 1}, ∀i, k, r, t (1g)
arik(·) ∈ PC, s
r
k(·) ∈ PC, ∀i, k, r, t (1h)
where the state xi(t) is the remaining minimum execution
time of task Ti at time t, the control input s
r
k(t) is the
execution speed of the kth processor of type-r at time t and
the control input arik(t) is used to indicate the processor
assignment of task Ti at time t, i.e. a
r
ik(t) = 1 if and only if
task Ti is active on processor k of type-r. Notice that here
we formulated the problem with speed selection at a core-
level; a stricter assumption of a multicore architecture, i.e. a
cluster-level speed assignment, is straightforward. Particu-
larly, by replacing a core-level speed assignment srk with a
cluster-level speed assignment sr in the above formulation.
The initial conditions on the minimum execution time of
all tasks and task deadline constraints are specified in (1a)
and (1b), respectively. The fluid model of the scheduling
dynamic is given by the differential constraint (1c). Con-
straint (1d) ensures that each task will be assigned to at most
one non-idle processor at a time. Constraint (1e) quarantees
that each non-idle processor will only be assigned to at most
one task at a time. The speeds are constrained by (1f) to take
on values from Sr ⊆ [0, 1]. Constraint (1g) emphasis that
task assignment variables are binary. Lastly, (1h) denotes
that the control inputs should be step functions.
Fact 1. A solution to (1) where (1c) is satisfied with equality
can be constructed from a solution to (1).
Proof: Let (a, s, x) be a feasible point to (1). Let
ti := min{t ∈ [bi, bi + di] | xi(t) ≤ 0}, ∀i. Choose (a˜, s˜, x˜)
such that (i) a˜rik(t)s˜
r
k(t) = a
r
ik(t)s
r
k(t), ∀i, k, r, t ≤ ti and (ii)
a˜rik(t)s˜
r
k(t) = 0, ∀i, k, r, t > ti. Choose x˜i(0) = xi, ∀i and
˙˜xi(t) = −
∑κ
r=1
∑mr
k=1 a˜
r
ik(t)s˜
r
k(t), ∀i, k, r, t. It follows that
(a˜, s˜, x˜) is a solution to (1) where (1c) is an equality.
3 SOLVING THE SCHEDULING PROBLEM WITH
FINITE-DIMENSIONAL MATHEMATICAL OPTIMIZA-
TION
The original problem (1) will be discretized by introducing
piecewise constant constraints on the control inputs s and
a. Let T := {τ0, τ1, . . . , τN}, which we will refer to as
the major grid, denote the set of discretization time steps
corresponding to the distinct arrival times and deadlines of
all tasks within L, where 0 = τ0 < τ1 < τ2 < · · · < τN = L.
3.1 Mixed-Integer Nonlinear Program (MINLP-DVFS)
The above scheduling problem, subject to piecewise con-
stant constraints on the control inputs, can be naturally
formulated as an MINLP, defined below. Since the context
switches due to task preemption and migration can jeopar-
dize the performance, a variable discretization time step [26]
method is applied on a minor grid, so that the solution to
our scheduling problem does not depend on the size of the
discretization time step. Let {τµ,0, . . . , τµ,M} denote the set
of discretization time steps on a minor grid on the interval
[τµ, τµ+1] with τµ = τµ,0 ≤ . . . ≤ τµ,M = τµ+1, so that
{τµ,1, . . . , τµ,M−1} is to be determined for all µ from solving
an appropriately-defined optimization problem.
Let ∀µ and ∀ν be short notations for ∀µ ∈ U :=
{0, 1, . . . , N − 1} and ∀ν ∈ V := {0, 1, . . . ,M − 1}. Define
the notation [µ, ν] := (τµ,ν), ∀µ, ν. Denote the discretized
state and input sequences as
xi[µ, ν] := xi(τµ,ν), ∀i, µ, ν (2a)
srk[µ, ν] := s
r
k(τµ,ν), ∀k, r, µ, ν (2b)
arik[µ, ν] := a
r
ik(τµ,ν), ∀i, k, r, µ, ν (2c)
Let srk(·) and a
r
ik(·) be step functions inbetween time
instances on a minor grid, i.e.
srk(t) = s
r
k[µ, ν], ∀t ∈ [τµ,ν , τµ,ν+1), µ, ν (3a)
arik(t) = a
r
ik[µ, ν], ∀t ∈ [τµ,ν , τµ,ν+1), µ, ν (3b)
Let Λ denote the set of all tasks within L, i.e. Λ := {Ti |
i ∈ I}. Define a task arrival time mapping Φb : Λ → U by
Φb(Ti) := µ such that τµ = bi for all Ti ∈ Λ and a task
deadline mapping Φd : Λ → U ∪ {N} by Φd(Ti) := µ such
that τµ = bi + di for all Ti ∈ Λ. Define Ui := {µ ∈ U |
Φb(Ti) ≤ µ < Φd(Ti)}, ∀i ∈ I and let ∀µi be short notation
for ∀µ ∈ Ui.
By solving a first-order ODE with piecewise constant
input, a solution of the scheduling dynamic (1c) has to
satisfy the difference constraint
xi[µ, ν + 1] ≥ xi[µ, ν]−
h[µ, ν]
κ∑
r=1
mr∑
k=1
srk[µ, ν]a
r
ik[µ, ν], ∀i, µi, ν. (4a)
where h[µ, ν] := τµ,ν+1 − τµ,ν , ∀µ, ν.
The discretization of the original problem (1) subject to
piecewise constant constraints on the inputs (3) is therefore
equivalent to the following finite-dimensional MINLP:
find xi[·], a
r
ik[·], s
r
k[·], h[·], ∀i ∈ I, k ∈ K
r, r ∈ R
subject to (4a) and
xi[Φb(Ti), 0] = xi, ∀i (4b)
xi[µ, ν] = 0, ∀i, µ /∈ Ui, ν (4c)
κ∑
r=1
mr∑
k=1
arik[µ, ν] ≤ 1, ∀i, µ, ν (4d)
n∑
i=1
arik[µ, ν] ≤ 1, ∀k, r, µ, ν (4e)
srk[µ, ν] ∈ S
r, ∀k, r, µ, ν (4f)
arik[µ, ν] ∈ {0, 1}, ∀i, k, r, µ, ν (4g)
0 ≤ h[µ, ν], ∀µ, ν (4h)
M−1∑
ν=0
h[µ, ν] ≤ τµ+1 − τµ, ∀µ (4i)
where (4h)-(4i) enforce upper and lower bounds on dis-
cretization time steps.
Theorem 2. Let the size of the minor gridM ≥ max
r
{mr}. A
solution to (1) exists if and only if a solution to (4) exists.
Proof: Follows from the fact that if a solution exists
to (1), then the Hetero-Wrap scheduling algorithm [11] can
5find a valid schedule with at mostmr− 1migrations within
the cluster. [11, Lemma 2].
Next, we will show that (a˜[·], s˜[·], x˜[·], h˜[·]), a solution
to (4), can be constructed from (a(·), s(·), x(·)), a solution
to (1). Specifically, choose h˜[µ, ν] = τµ,ν+1 − τµ,ν as above
and a˜rik[µ, ν] such that
h˜[µ, ν]a˜rik[µ, ν] =
∫ τµ,ν+1
τµ,ν
arik(t)dt, ∀i, r, µ, ν. (5)
Then (4a)-(4c) are satisfied with x˜i[µ, ν] = xi(τµ,ν), ∀i, µ, ν.
It follows from (1d),(1e) and (1g) that (4d),(4e) and (4g) are
satified, respectively. (4f) is satified with s˜rk[µ, ν] = s
r
k(τµ,ν).
Suppose now we have (a˜[·], s˜[·], x˜[·], h˜[·]), a solution
to (4). We can choose (a(·), s(·), x(·)) to be a solution to (1)
if the inputs are the step functions arik(t) = a˜
r
ik[µ, ν] and
srk(t) = s˜
r
k[µ, ν] when h˜[µ, ν] ≤ t − τµ,ν < h˜[µ, ν +
1], ∀i, k, r, µ, ν. It is simple to verify that (1) is satisfied by
the above choice.
3.2 Computationally Tractable Multiprocessor
Scheduling Algorithms
The time to compute a solution to problem (4) is impractical
even with a small problem size. However, if we relax the
binary constraints in (4g) so that the value of a can be
interpreted as the percentage of a time interval during
which the task is executed (this will be denoted as ω in
later formulations), rather than the processor assignment,
the problem can be reformulated as an NLP for a system
with continuous operating speed and an LP for a system
with discrete speed levels. The NLP and LP can be solved
at a fraction of the time taken to solve the MINLP above.
Particularly, the heterogeneous multiprocessor scheduling
problem can be simplified into two steps:
STEP 1:Workload Partitioning
Determine the percentage of task execution
times and execution speed within a time interval
such that the feasibility constraints are satisfied.
STEP 2:Task Ordering
From the solution given in the workload parti-
tioning step, find the execution order of all tasks
within a time interval such that no task will be
executed on more than one processor at a time.
3.2.1 Solving the Workload Partitioning Problem as a Con-
tinuous Nonlinear Program (NLP-DVFS)
Since knowing the processor on which a task will be ex-
ecuted does not help in finding the task execution order,
the corresponding processor assignment subscript k of the
control variables ω and s is dropped to reduce the number
of decision variables. Moreover, partitioning time using only
a major grid (i.e. M = 1) is enough to guarantee a valid
solution, i.e. the percentage of the task exection time within
a major grid is equal to the sum of all percentages of task
execution times in a minor grid. Since we only need a major
grid, we define the notation [µ] := τµ and h[µ] := τµ+1−τµ.
Note that we make an assumption that h[µ] > 0, ∀µ. We
also assume that the set of allowable speed levels Sr is a
closed interval given by the lower bound srmin and upper
bound srmax.
Consider now the following finite-dimensional NLP:
find xi[·], ω
r
i [·], s
r
i [·], ∀i ∈ I, r ∈ R
subject to
xi[Φb(Ti)] = xi, ∀i (6a)
xi[µ] = 0, ∀i, µ /∈ Ui (6b)
xi[µ+ 1] ≥ xi[µ, ν]−
h[µ]
κ∑
r=1
ωri [µ]s
r
i [µ], ∀i, µ (6c)
κ∑
r=1
ωri [µ] ≤ 1, ∀i, µ (6d)
n∑
i=1
ωri [µ] ≤ mr, ∀r, µ (6e)
srmin ≤ s
r
i [µ] ≤ s
r
max, ∀i, r, µ (6f)
0 ≤ ωri [µ] ≤ 1, ∀i, r, µ (6g)
where ωri [µ] is defined as the percentage of the time interval
[τµ, τµ+1] for which task Ti is executing on a processor of
type-r at speed sri [µ]. (6d) guarantees that a task will not run
on more than one processor at a time. The constraint that the
total workload at each time interval should be less than or
equal to the system capacity is specified in (6e). Upper and
lower bounds on task execution speed and percentage of
task execution time are given in (6f) and (6g), respectively.
3.2.2 Solving the Workload Partitioning Problem as a Lin-
ear Program (LP-DVFS)
The problem (6) can be further simplified to an LP if the set
of speed levels Sr is finite, as is often the case for practical
systems. We denote with srq the execution speed at level
q ∈ Qr := {1, . . . , lr} of an r-type processor, where lr is the
total number of speed levels of an r-type processor. Let ∀q
be short-hand for ∀q ∈ Qr.
Consider now the following finite-dimensional LP:
find xi[·], ω
r
iq[·], ∀i ∈ I, q ∈ Q
r, r ∈ R
subject to
xi[Φb(Ti)] = xi, ∀i (7a)
xi[µ] = 0, ∀i, µ /∈ Ui (7b)
xi[µ+ 1] ≥ xi[µ]−
h[µ]
κ∑
r=1
lr∑
q=1
ωriq[µ]s
r
q, ∀i, µ (7c)
κ∑
r=1
lr∑
q=1
ωriq[µ] ≤ 1, ∀i, µ (7d)
n∑
i=1
lr∑
q=1
ωriq[µ] ≤ mr, ∀r, µ (7e)
0 ≤ ωriq[µ] ≤ 1, ∀i, q, r, µ (7f)
where ωriq[µ] is the percentage of the time interval [τµ, τµ+1]
for which task Ti is executing on a processor of type-r at a
speed level q. Note that all constraints are similar to (6), but
the speed levels are fixed.
Theorem 3. A solution to (6) can be constructed from a
solution to (7), and vice versa, if the discrete speed set Sr
6is any finite subset of the closed interval [srmin, s
r
max]
with srmin and s
r
max in S
r for all r.
Proof: Let (x˜, ω˜, s˜) denote a solution to (6) and (x, ω)
a solution to (7). The result follows by noting that one
can choose λrq[µ] ∈ [0, 1] such that
∑
q λ
r
q [µ]s
r
q[µ] = s˜
r
i [µ],
ωriq[µ] = λ
r
q[µ]ω˜
r
i [µ] and
∑
q λ
r
q[µ] = 1, ∀i, q, r, µ are satis-
fied.
3.2.3 Task Ordering Algorithm
This section discusses how to find a valid schedule in the
task ordering step for each time interval [τµ, τµ+1]. Since
the solutions obtained in the workload partitioning step
are partitioning workloads of each task on each proces-
sor type within each time interval, one might think of
using McNaughton’s wrap around algorithm [15] to find
a valid schedule for each processor within the processor
type. However, McNaughton’s wrap around algorithm only
guarantees that a task will not be executed at the same time
within the cluster. There exists a possibility that a task will
be assigned to more than one processor type (cluster) at the
same time.
To avoid a parallel execution on any two clusters, we
can adopt the Hetero-Wrap algorithm proposed in [11] to
solve a task ordering problem of a two-type heterogeneous
multiprocessor platform. The algorithm takes the workload
partitioning solution to STEP 1 as its inputs and returns
(σrik, η
r
ik) ∈ [0, 1]
2, ∀i, k, r, which is a task-to-processor
interval assignment on each cluster. Note that, for a solution
to problem (7), we define the total execution workload of
a task ωri :=
∑
q ω
r
iq and assume that the percentage of
execution times of each task at all frequency levels ωriq will
be grouped together in order to minimize the number of mi-
grations and preemptions. In order to be self-contained, the
Hetero-Wrap algorithm is given in Algorithm 1. Specifically,
the algorithm classifies the tasks into four subsets: (i) a set
IMa of migrating tasks with
∑
r ω
r
i = 1, (ii) a set IMb
of migrating tasks with
∑
r ω
r
i < 1, (iii) a set CP1 of
partitioned tasks on cluster of type-1, and (iv) a set CP2of
partitioned tasks on cluster of type-2. The algorithm then
employs the following simple rules:
• For a type-1 cluster, tasks are scheduled in the order
of IMa, IMb and CP1 using McNaughton’s wrap
around algorithm. That is, a slot along the number
line is allocated, starting at zero, with the length
equal to m1 and the task is aligned with its assigned
workload on empty slots of the cluster in the speci-
fied order starting from left to right.
• For a type-2 cluster, in the same manner, tasks are
scheduled using McNaughton’s wrap around algo-
rithm, but in the order of IMa, IMb andCP2 starting
from right to left. Note that the order of tasks in IMa
has to be consistent with the order in a type-1 cluster.
However, the algorithm requires a feasible solution to
(6) or (7), in which IMb has at most one task, which we
will call an inter-cluster migrating task. From Theorem 3,
we can always transform a solution to (6) into a solution
to (7). Therefore, we only need to show that there exists a
solution to (7) with at most one inter-cluster migrating tasks
that lies on the vertex of the feasible region by the following
facts and lemma.
Algorithm 1 Hetero-Wrap Algorithm [11]
1: INPUT: ωri ,mr, ∀i, r
2: σrik ← 0, η
r
ik ← 1, ∀i, k, r
3: p1 ← 0, p2 ← m2, k1 ← 1, k2 ← m2
4: for r = 1, 2 do
5: if r = 1 then
6: for i ∈ {IMa, IMb, CP1} do
7: if p1 = 0 then
8: ηrik1 ← w
r
i , p1 ← η
r
ik1
9: else
10: if p1 + w
r
i ≤ k1 then
11: σrik1 ← p1 − (k1 − 1)
12: ηrik1 ← p1 + w
r
i − (k1 − 1)
13: p1 ← p1 + w
r
i
14: else
15: σrik1 ← p1 − (k − 1)
16: ηri(k1+1) ← p1 + w
r
i − k1
17: k1 ← k1 + 1
18: end if
19: end if
20: end for
21: else
22: for i ∈ {IMa, IMb, CP2} do
23: if p2 = m2 then
24: σrik2 ← 1− ω
r
i
25: p2 ← σ
r
ik2
26: else
27: if p2 − ω
r
i ≥ k2 − 1 then
28: σrik2 ← p2 − ω
r
i − (k2 − 1)
29: ηrik2 ← p2 − (k2 − 1)
30: p2 ← p2 − ω
r
i
31: else
32: ηrik2 ← p2 − (k2 − 1)
33: k2 ← k2 − 1
34: σik2 ← p2 − ω
r
i − k2 + 1
35: end if
36: end if
37: end for
38: end if
39: end for
40: RETURN: (σrik, η
r
ik) ∈ [0, 1]
2, ∀i, k, r
Fact 4. Among all the solutions to an LP, at least one solution
lies at a vertex of the feasible region. In other words, at
least one solution is a basic solution.
Proof: The Fundamental Theorem of Linear Program-
ming, which states that if a feasible solution exists, then a
basic feasible solution exists [27, p.38].
Fact 5. A feasible solution to an LP that is not a basic
solution can always be converted into a basic solution.
Proof: This follows from the Fundamental Theorem of
Linear Programming [27, p.38].
Fact 6. [28, Fact 2] Consider a linear program min{cTχ |
Aχ ≤ b, χ ∈ Rn} for some A ∈ R(m+n)×n, b ∈ Rm+n,
c ∈ Rn. Suppose that n constraints are nonnegative con-
straints on each variable, i.e. χi ≥ 0, ∀i ∈ {1, 2, . . . , n}
and the rest are m linearly independent constraints. If
7TABLE 1: Workload partition example
T1 T2 T3 T4 T5
ω1i 0.3 0.6 0.2 0.5 0
ω2i 0.7 0.4 0.4 0 0.5
Processor 1
Processor 2
Processor 1
0
0.3 0.6
1
0
0.1 0.5
1
0
0.40.5
1
T1 T2
T5
T4
T3
Processor 2
Cluster 1
Cluster 2
0.1
T3
T3
0.1
0
0.3 0.7
1
T2 T1
T2
Fig. 1: A feasible task schedule according to Algorithm 1.
m < n, then a basic solution will have at most m non-
zero values.
Proof: A unique basic solution can be identified by
any n + m linearly independent active constraints. Since
there are n nonnegative constraints and m < n, a basic
solution will have at most m non-zero values.
Lemma 7. For a solution to (7) that lies on the vertex of
the feasible region, there will be at most one inter-cluster
partitioning task.
Proof: The number of variablesω subjected to nonneg-
ative constraint (7f) at each time interval of (7) is n(
∑
r lr).
The number of variables ω subjected to a set of necessary
and sufficient feasibility constraints (7d)-(7e) is n + 2. Note
that we do not count the number of variables in (7c) because
(7c) and (7d) are linearly dependent constraints for a given
value of ξi[µ] := (xi[µ] − xi[µ + 1])/h[µ]. If we assume
that n ≥ 2 and each processor type has at least one speed
level, then it follows from Fact 6 that the number of non-
zero values of variable ω, a solution to (7) at the vertex of
the feasible region, is at most n + 2. Let γ be the number
of tasks assigned to two processor types. Therefore, there
are 2γ + (n − γ) entries of variable ω that are non-zero.
This implies that γ < 2, i.e. the number of inter-cluster
partitioning tasks is at most one.
To illustrate how Algorithm 1 works, consider a simple
taskset in which the percentage of execution workload par-
tition at time interval [τµ, τµ+1] for each task is as shown
in Table 1. A feasible schedule obtained by Algorithm 1 is
shown in Figure 1. For this example,m1 = m2 = 2, IMa =
{T1, T2}, IMb = {T3}, CP1 = {T4} and CP2 = {T5}.
Theorem 8. If a solution to (1) exists, then a solution to (6)/(7)
exists. Furthermore, at least one valid schedule satis-
fying (1) can be constructed from a solution to prob-
lem (6)/(7) and the output from Algorithm 1.
Proof: The existence of a valid schedule is proven
in [11, Thm 3]. It follows from Facts 4–6 and Lemma 7
that one can compute a solution with at most one inter-
cluster partitioning task. Given a solution to (6)/(7) and the
output from Algorithm 1 for all intervals, choose a to be a
step function such that arik(t) = 1 when σ
r
ik[µ, ν]h[µ, ν] ≤
t − τµ,ν < η
r
ik[µ, ν]h[µ, ν + 1] and a
r
ik(t) = 0 otherwise,
∀i, k, r, µ, ν. Specifically, one can verify that the following
condition holds
h[µ, ν]ωri [µ] =
∫ τµ,ν+1
τµ,ν
∑
k
arik(t)dt, ∀i, r, µ, ν. (8)
Then it is straightforward to show that (1) is satisfied.
Note that, although, we need to solve the samemultipro-
cessor scheduling problem with two steps in this section,
the computation times to solve (6) or (7) is extremely fast
compared to solving problem (1), i.e. even for a small
problem, the times to compute a solution of (4) can be up to
an hour, while (6) or (7) can be solved in milliseconds using
a general-purpose desktop PC with off-the-shelf optimiza-
tion solvers. Furthermore, the complexity of Algorithm 1
is O(n) [11].
4 ENERGY OPTIMALITY
4.1 Energy Consumption model
A power consumption model can be expressed as a summa-
tion of dynamic power consumption Pd and static power
consumption Ps. Dynamic power consumption is due to
the charging and discharging of CMOS gates, while static
power consumption is due to subthreshold leakage current
and reverse bias junction current [29]. The dynamic power
consumption of CMOS processors at a clock frequency
f = sfmax is given by
Pd(s) = CefV
2
ddsfmax, (9a)
where the constraint
sfmax ≤ ζ
(Vdd − Vt)
2
Vdd
(9b)
has to be satisfied [29]. Here Cef > 0 denotes the effective
switch capacitance, Vdd is the supply voltage, Vt is the
threshold voltage (Vdd > Vt > 0V) and ζ > 0 is a hardware-
specific constant.
From (9b), it follows that if s increases, then the supply
voltage Vdd may have to increase (and if Vdd decreases, so
does s). In the literature, the total power consumption is
often simply expressed as an increasing function of the form
P (s) := Pd(s) + Ps = αs
β + Ps, (10)
where α > 0 and β ≥ 1 are hardware-dependent constants,
while the static power consumption Ps is assumed to be
either constant or zero [30].
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(b) E(s) = (s2 + 0.2)/s
Fig. 2: Example of a non-increasing active energy function,
but where the active power consumption is an increasing
function.
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Fig. 3: Example of a non-increasing active energy function,
but where the active power consumption is an increasing
function.
The energy consumption of executing and completing a
task Ti at a constant speed si is given by
E(si) :=
ci
fmax
(Pd(si) + Ps)
si
=
xi(Pd(si) + Ps)
si
. (11a)
In the literature, it is often assumed that E is an in-
creasing function of the operating speed. However, because
s 7→ 1/s is a decreasing function, it follows that the energy
consumed might not be an increasing function if Ps is non-
zero; Figure 3 gives an example of when the energy is
non-monotonic, even if the power is an increasing func-
tion of clock frequency. This result implies the existence of
a non-zero energy-efficient speed seff , i.e. the minimizer
of (11) [31]–[33]. Moreover, in the work of [34], the non-
convex relationship between the energy consumption and
processor speed can be observed as a result of scaling supply
voltage.
The total energy consumption of executing a real-time
task Ti can be expressed as a summation of active en-
ergy consumption and idle energy consumption, i.e. E =
Eactive + Eidle, where Eactive is the energy consumption
when the processor is busy executing the task and Eidle
is the energy consumption when the processor is idle. The
energy consumption of executing and completing a task Ti
at a constant speed si is
E(si) = Eactive(si) + Eidle (12a)
=
ci
fmax
(Pactive(si)− Pidle)
si
+ Pidledi (12b)
=
xi(Pactive(si)− Pidle)
si
+ Pidledi, (12c)
where Pactive(s) := Pda(s) + Psa is the total power con-
sumption in the active interval, Pidle := Pdi + Psi is the
total power consumption during the idle period. Pda > 0
and Psa ≥ 0 are dynamic and static power consumption
during the active period, respectively. Similarly, Pdi > 0
and Psi ≥ 0 are the dynamic and static power consumption
during the idle period. Pdi will be assumed to be a con-
stant, since the processor is executing a nop (no operation)
instruction at the lowest frequency fmin during the idle
interval. Psa and Psi are also assumed to be constants where
Psi < Psa. Note that Pactive(s)−Pidle is strictly greater than
zero.
4.2 Optimality Problem Formulation
The scheduling problem with the objective to minimize the
total energy consumption of executing the taskset on a two-
type heterogeneous multiprocessor can be formulated as the
following optimal control problems:
I) Continuous Optimal Control Problem:
minimize
xi(·),a
r
ik(·),s
r
k(·),
∀i∈I,k∈Kr ,r∈R
∑
r,k,i
∫ L
0
ℓr(arik(t), s
r
k(t))dt (13)
subject to (1).
II) MINLP-DVFS:
minimize
xi[·],a
r
ik[·],s
r
k[·],h[·],
∀i∈I,k∈Kr,r∈R
∑
r,µ,ν,k,i
h[µ, ν]ℓr(arik[·], s
r
k[·]) (14)
subject to (4).
III) NLP-DVFS:
minimize
xi[·],ω
r
i [·],s
r
i [·],
∀i∈I,r∈R
∑
r,µ,ν,i
h[µ]ℓr(ωri [·], s
r
i [·]) (15)
subject to (6).
IV) LP-DVFS :
minimize
xi[·],ω
r
iq[·],
∀i∈I,q∈Qr ,r∈R
∑
r,µ,ν,i,q
h[µ]ℓr(ωriq[·], s
r
q) (16)
subject to (7).
where ℓr(a, s) := a(P ractive(s) − P
r
idle). Note that (16) is an
LP, since the cost is linear in the decision variables.
4.3 Constant or Time-varying Speed?
In this section, we present a result on a general speed
selection trajectory for a uniprocessor scheduling problem
with a real-time taskset. With this observation about optimal
speed profile, we can formulate algorithms that are able to
solve a more general class of scheduling problems than in
the literature.
Consider the following simple example, illustrated in
Fig. 4, where the power consumption model P (·) is a con-
cave function of speed. Assume that s2 is the lowest possible
constant speed at which task Ti can be finished on time, i.e.
xi = s2di. The energy consumed is E(s2) = P (s2)di and
the average power consumption P (s2) =: P¯c. Let λ ∈ [0, 1]
be a constant such that s2 = λs1 + (1− λ)s3, s1 < s2 < s3.
Suppose s(·) is a time-varying speed profile such that s(t) =
s1, ∀t ∈ [0, t1) and s(t) = s3, ∀t ∈ [t1, di). We can choose t1
such that xi = s1t1+s3(di−t1). The energy used in this case
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Fig. 4: A time-varying speed profile is better than a constant
speed profile if the power function is not convex.
is E(s1, s3) = t1P (s1) + (di − t1)P (s3). If we let λ = t1/di,
then the average power consumption E(s1, s3)/di =: P¯tv =
(t1/di)P (s1)+(1− (t1/di))P (s3) = λP (s1)+(1−λ)P (s3).
Since P (·) is concave, P (s2) ≥ λP (s1)+(1−λ)P (s3) = P¯tv.
This result implies that a time-varying speed profile is better
than a constant speed profile when the power consumption
is concave. Notably, the result can be generalised to the case
where the power model is non-convex, non-concave as well
as discrete speed set.
Theorem 9. Let a piecewise constant speed trajectory s∗(·) be
given that maps every time instant in a closed interval
[t0, tf ] to the domain S of a power function P : S → R.
There exists a piecewise constant speed trajectory s(·)
with at most one switch such that the amount of com-
putations done and the energy consumed is the same as
using s∗(·), i.e. s(·) is of the form
s(t) :=
{
sˇ ∀t ∈ [t0, (tf − t0)λ + t0)
sˆ ∀t ∈ [t0 + (tf − t0)λ, tf ]
where sˆ, sˇ ∈ S, λ ∈ [0, 1], such that the total amount of
computations
c :=
∫ tf
t0
s∗(t)dt =
∫ tf
t0
s(t)dt
and energy consumed
E :=
∫ tf
t0
P (s∗(t))dt =
∫ tf
t0
P (s(t))dt.
Proof: Let {T1, . . . , Tp} be a partition of [t0, tf ] and
range s∗ =: {s1, . . . , sp} ⊆ S such that s
∗(t) = si for all
t ∈ Ti, i ∈ I := {1, . . . , p}. Define ∆i :=
∫
Ti
dt as the size of
the set Ti and λi := ∆i/(tf − t0), ∀i ∈ I.
It follows that c =
∑
i si∆i andE =
∑
i P (si)∆i. Hence,
the average speed s¯ := c/(tf − t0) =
∑
i λisi and average
power P¯ := E/(tf − t0) =
∑
i λiP (si).
Note that
∑
i λi = 1. This implies that (s¯, P¯ ) is in the
convex hull of the finite set G := {(si, P (si)) ∈ S × R | i ∈
I} with vert(convG) ⊆ G. Hence, there exists a λ ∈ [0, 1]
and two points sˆ and sˇ in S with (sˆ, P (sˆ)) ∈ vert(convG)
and (sˇ, P (sˇ)) ∈ vert(convG) such that s¯ = λsˇ + (1 − λ)sˆ
and P¯ = λP (sˇ) + (1 − λ)P (sˆ). If s is defined as above
with these values of λ, sˆ and sˇ, then one can verify that∫ tf
t0
s(t)dt = (tf − t0)s¯ and
∫ tf
t0
P (s(t))dt = (tf − t0)P¯ .
The following result has already been observed in [35,
Prop. 1] and [36, Cor. 1].
Corollary 10. Given a processor with a convex power model
and required workload within a time interval, there
exists a constant optimal speed profile if the set of speed
levels S is a closed interval.
Proof: This is a special case of Theorem 9 and can be
proven easily using Jensen’s inequality.
Corollary 11. An optimal speed profile to (13) can be con-
structed by switching between no more than two non-
zero speed levels within each time interval defined by
two consecutive time steps of the major grid T .
Proof: The overall optimal speed profile can be ob-
tained by connecting an optimal time-varying speed profile
proven in Theorem 9 for each partitioned time interval.
Specifically, the generalised optimal speed profile is a step
function.
The result of the above Theorem and Corollaries can
be applied directly to scheduling algorithms that adopt the
DP technique such as, LLREF, DP-WRAP, as well as our
algorithms in Section 3. Consider the problem of deter-
mining the optimal speeds at each time interval defined
by two consecutive task deadlines. By subdividing time
into such intervals, we can easily determine the optimal
speed profile of four uniprocessor scheduling paradigms
classified by power consumption and taskset models, i.e.
(i) a convex power consumption model with implicit dead-
line taskset, (ii) a convex power consumption model with
constrained deadline taskset, (iii) a non-convex power con-
sumption model with implicit deadline taskset and (iv) a
non-convex power consumption model with constrained
deadline taskset. Specifically, if the taskset has an implicit
deadline, then the required workloads (taskset density) are
equal for all time intervals; the optimal speed profiles of
all schedule intervals are the same as well. Therefore, the
optimal speed profile is a constant for (i) (Cor. 10) and a
combination of two speeds for (iii) (Cor. 9). However, for a
constrained deadline taskset, the required workload varies
from interval to interval, but is constant within the interval.
Hence, even if the power function is (ii) convex or (iv)
non-convex, the optimal speed profile is a (time-varying)
piecewise constant function. In other words, for generality,
a time-varying speed profile with two speed levels at each
partitioned time interval is guaranteed to provide an energy
optimal solution.
Theorem 12. Consider the optimization problems (13)–(16).
An optimal speed profile for (13) can be constructed
using any of the following methods:
• Compute a solution to (14) with the lower bound
onM at least twice the bound in Theorem 2.
• If the active power function Pactive is convex and
the speed level sets are closed intervals, compute
a solution to (15). If there is more than one inter-
cluster partitioning task, then the (finite) range of the
optimal speed profile should be used to define and
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compute a solution to (16) with at most one inter-
cluster partitioning task. This process is concluded
with Algorithm 1.
• If the speed level sets are finite, compute a solution to
(16) with at most one inter-cluster partitioning task,
followed with Algorithm 1.
Proof: Follows from the choices of selecting a and s as
in the proofs of Theorem 2 and Theorem 8. The cost of all
problems are then equal.
5 SIMULATION RESULTS
5.1 System, Processor and Task models
The energy efficiency of solving the above optimization
problems is evaluated on the ARM big.LITTLE architecture,
where a big core provides faster execution times, but con-
sumes more energy than a LITTLE core. The details of the
ARM Cortex-A15 (big) and Cortex-A7 (LITTLE) core, which
have been validated in [10], are given in Tables 2 and 3.
The active power consumption models, obtained by a poly-
nomial curve fitting to the generic form (10), are shown in
Table 4. The plots of the actual data versus the fitted models
are shown in Fig. 5. The idle power consumption was not
reported, thus we will assume this to be a constant strictly
less than the lowest active power consumption, namely
Pidle = 70 mW for the big core and Pidle = 12 mW for the
LITTLE core. To illustrate that our formulations are able to
solve a broader class of multiprocessor scheduling problems
than others optimal algorithms reported in the literature, we
consider periodic taskset models with both implicit and con-
strained deadlines. However, a more general taskset model
such as an arbitary deadline taskset, where the deadline
could be greater than the period, a sporadic taskset model,
where the inter-arrival time of successive tasks is at least pi
time units, and an aperiodic taskset can be solved by our
algorithms as well. To guarantee the existence of a valid
schedule, the minimum taskset density has to be less than or
equal to the system capacity.Moreover, a periodic task needs
to be able to be executed on any processor type. Specifically,
the minimum task density should be less than or equal to
the lowest capacity of all processor types, i.e. δi(1) ≤ 0.375
for this particular architecture.
5.2 Comparison between Algorithms
For a systemwith a continuous speed range, four algorithms
are compared: (i) MINLP-DVFS, (ii) NLP-DVFS, (iii) GWA-
SVFS, which represents a global energy/feasibility-optimal
workload allocation with constant frequency scaling scheme
at a core-level and (iv) GWA-NoDVFS, which is a global
scheduling approach without frequency scaling scheme.
For a system with discrete speed levels, four algorithms
are compared: (i) LP-DVFS, (ii) GWA-NoDVFS, (iii) GWA-
DDiscrete and (iv) GWA-SDiscrete, which represent global
energy/feasibility-optimal workload allocation with time-
varying and constant discrete frequency scaling schemes,
respectively. Note that GWA-SVFS, GWA-NoDVFS, GWA-
DDiscrete and GWA-SDiscrete are based on the mathemati-
cal optimization formulation proposed in [10], but adapted
to our framework, for which details are given below.
GWA-SVFS/GWA-NoDVFS: Given mr processors of
type-r and n periodic tasks, determine a constant operating
speed for each processor srk and the workload ratio y
r
ik for
all tasks within hyperperiod L that solves:
minimize
srk,y
r
ik,
i∈I,k∈Kr ,r∈R
∑
r,i,k
Liℓ
r(δrik(s
r
k), s
r
k) (17a)
subject to
κ∑
r=1
mr∑
k=1
yrik = 1, ∀i (17b)
κ∑
r=1
mr∑
k=1
δrik(s
r
k) ≤ 1, ∀i (17c)
n∑
i=1
δrik(s
r
k) ≤ 1, ∀k, r (17d)
0 ≤ yrik ≤ 1, ∀i, k, r (17e)
srmin ≤ s
r
k ≤ s
r
max, ∀k, r (GWA-SVFS) (17f)
srk = s
r
max, ∀k, r (GWA-NoDVFS)
(17g)
where yrik is the ratio of the workload of task Ti on processor
k of type-r, δrik(s
r
k) is the task density on processor k
type-r defined as δrik(s
r
k) := y
r
ikci/(s
r
kfmaxmin{di, pi}) and
Li := Lmin{di, pi}/pi. Note that when di = pi as in the
case of an implicit deadline tasksetLi = L, ∀i. (17b) ensures
that all tasks will be allocated the amount of required exe-
cution time. The constraint that a task will not be executed
on more than one processor at the same time is specified
in (17c). (17d) asserts that the assigned workload will not
exceed processor type capacity. Upper and lower bounds on
the workload ratio of a task are given in (17e). The difference
between GWA-SVFS and GWA-NoDVFS lies in restricting
a core-level operating speed srk to be either a continuous
variable (17f) or fixed at the maximum value (17g).
GWA-DDiscrete: Given mr processors of type-r and n
periodic tasks, determine a percentage of the task workload
yriq at a specific speed level for all tasks within hyperperiod
L that solves:
minimize
yriq
i∈I,q∈Qr ,r∈R
∑
r,i,q
Liℓ
r(δriq(y
r
iq), s
r
q) (18a)
subject to
κ∑
r=1
lr∑
q=1
yriq = 1, ∀i (18b)
κ∑
r=1
lr∑
q=1
δriq(y
r
iq) ≤ 1, ∀i (18c)
n∑
i=1
lr∑
q=1
δriq(y
r
iq) ≤ mr, ∀r (18d)
0 ≤ yriq ≤ 1, ∀i, q, r (18e)
where yriq is the percentage of workload of task Ti on
processor type-r at speed level q, δriq(y
r
iq) is the task den-
sity on processor type-r at speed level q, i.e. δriq(y
r
iq) :=
yriqci/(s
r
qfmaxmin{di, pi}). Constraint (18b) guarantees that
the total execution workload of a task is allocated. Con-
straint (18c) assures that a task will be executed only on
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TABLE 2: ARM Cortex-A15 (big) Processor Details [10]
Voltage (V) 0.93 0.96 1.0 1.04 1.08 1.1 1.15 1.2 1.23
Freq. (MHz) 800 900 1000 1100 1200 1300 1400 1500 1600
Speed 0.5 0.5625 0.625 0.6875 0.75 0.8125 0.875 0.9375 1.0
Power (mW) 327 392 472 562 661 742 874 1,019 1,142
TABLE 3: ARM Cortex-A7 (LITTLE) Processor Details [10]
Voltage (V) 0.9 0.94 1.01 1.09 1.2
Freq. (MHz) 250 300 400 500 600
Speed 0.1563 0.1875 0.25 0.3125 0.375
Power (mW) 32 42 64 92 134
TABLE 4: ARM Processor Power Consumption models
Processor Active Power model MAPE3
big Pactive(s) := 1063.9s
2.2 + 95.9075 0.9283
LITTLE Pactive(s) := 1103.17s2.3034 + 18.3549 1.4131
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Fig. 5: Actual Data versus Fitted model
one processor at a time. Constraint (18d) ensures that each
processor type workload capacity is not violated. Con-
straint (18e) provides upper and lower bounds on a per-
centage of task workload at specific speed level.
GWA-SDiscrete: Given mr processors of type-r and n
periodic tasks, determine a percentage of task workload yriq
at a specific speed level and a processor speed level selection
zrq for all tasks within hyperperiod L that solves:
minimize
yrikq,z
r
kq
i∈I,k∈Kr,q∈Qr ,r∈R
∑
r,i,q
Liℓ
r(δrikq(y
r
ikq)z
r
kq, s
r
q) (19a)
subject to
κ∑
r=1
lr∑
q=1
mr∑
k=1
yrikqz
r
kq = 1, ∀i (19b)
lr∑
q=1
zrkq = 1, ∀k, r (19c)
3. Mean Absolute Percentage Error (MAPE)
MAPE:= 1
k
∑k
i=1
|F (z(i))−y(i)|
|y(i)|
× 100, where
|F (z(i))−y(i)|
|y(i)|
is the
magnitude of the relative error in the ith measurement, z 7→ F (z)
is the estimated function, z is the input data, y is the actual data and k
is the total number of fitted points.
κ∑
r=1
lr∑
q=1
δrikq(y
r
ikq)z
r
kq ≤ 1, ∀i (19d)
n∑
i=1
lr∑
q=1
δrikq(y
r
ikq)z
r
kq ≤ 1, ∀k, r (19e)
0 ≤ yrikq ≤ 1, ∀i, k, q, r (19f)
zrkq ∈ {0, 1}, ∀k, q, r (19g)
where yrikq is the workload partition of task Ti of processor
k of an r-type at speed level q, zrkq is a speed level selection
variable for processor k of an r-type , i.e. zrkq = 1 if a
speed level q of an r-type processor is selected and zrkq = 0
otherwise. Constraint (19b), (19d)–(19f) are the same as
the GWA-DDiscrete. Constraint (19c) assures that only one
speed level is selected. Constraint (19g) emphasises that the
speed level selection variable is a binary.
Note that GWA-SVFS and GWA-NoDVFS are NLPs,
GWA-DDiscrete is an LP and GWA-SDiscrete is an MINLP.
Moreover, the formulation of GWA-DDiscrete allows a pro-
cessor to run with a time-varying combination of constant
discrete speed levels, while GWA-SVFS and GWA-SDiscrete
only allow a constant execution speed for each processor.
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TABLE 5: Implicit deadline tasksets for simulation
D Taskset D Taskset
0.50 (1,5),(1,10),(4,20) 2.00 (1,5),(3,10),(7,20),(7,20),(7,20),(7,20),(2,20)
0.75 (1,5),(1,10),(5,20),(4,20) 2.25 (1,5),(3.5,10),(3.5,10),(6,20),(7,20),(7,20),(7,20)
1.00 (1,5),(1,10),(7,20),(7,20) 2.50 (1,5),(3,10),(3,10),(3,10),(7,20),(7,20),(7,20),(7,20)
1.25 (1,5),(1,10),(6,20),(6,20),(7,20) 2.75 (1,5),(3.5,10),(3.5,10),(3,10),(7,20),(7,20),(7,20),(7,20),(3,20)
1.50 (1,5),(3,10),(6,20),(7,20),(7,20) 3.00 (1,5),(3,10),(3,10),(3,10),(3,10),(7,20),(7,20),(7,20),(7,20),(4,20)
1.75 (1,5),(2,10),(6,20),(7,20),(7,20),(7,20) 3.25 (1,5),(3.5,10),(3.5,10),(3.5,10),(3.5,10),(7,20),(7,20),(7,20),(7,20),(5,20)
3.50 (1,5),(3.5,10),(3.5,10),(3,10),(3,10),(7,20),(7,20),(7,20),(7,20),(7,20),(5,20)
3.75 (1,5),(3.5,10),(3.5,10),(3,10),(3,10),(7.5,20),(7.5,20),(7.5,20),(7.5,20),(7.5,20),(7.5,20)
4.00 (1,5),(3.5,10),(3.5,10),(3,10),(3,10),(7.5,20),(7.5,20),(7.5,20),(7.5,20),(7.5,20),(7.5,20),(5,20)
4.25 (1,5),(3.75,10),(3.75,10),(3.75,10),(3.75,10),(7.5,20),(7.5,20),(7.5,20),(7.5,20),(7.5,20),(7.5,20),(6,20)
Note: (i) The first parameter of a task is xi; ci can be obtained by multiplying xi by fmax.
(ii) Since the task period is the same as the deadline, the last parameter of the task model is dropped.
5.3 Simulation Setup and Results
For simplicity and without loss of generality, consider the
case where independent real-time tasks are to be executed
on two-type processor architectures, for which the details
are given in Section 5.1. The MINLP formulations were
modelled using ZIMPL [37] and solved with SCIP [38]. The
LP and NLP formulations were solved with SoPlex [39]
and Ipopt [40], respectively. The value of the minor grid
discretization stepM is chosen according to Theorem 2.
For implict deadline tasksets, we consider the system
composed of two big cores and six LITTLE cores, which has
a system capacity of 4.25=(2+2.25). The total energy con-
sumption of each taskset with a minimum taskset density
varying from 0.5 to system capacity with a step of 0.25, given
in Table 5, are evaluated.
Figure 6a shows simulation results for scheduling a real-
time taskset with implicit deadlines on an ideal system. The
minimum taskset density D is represented on the horizon-
tal axis. The vertical axis is the total energy consumption
normalised by GWA-NoDVFS, where less than 1 means the
algorithm does better than GWA-NoDVFS.
The three algorithms with a DVFS scheme, i.e. MINLP-
DVFS, NLP-DVFS, and GWA-SVFS, produce the same op-
timal energy consumption, though both of our algorithms
allow the operating speed to vary with time compared with
a constant frequency scaling scheme, used by GWA-SVFS.
The simulation results suggest that the optimal speed is a
constant, rather than time-varying, for an implicit deadline
taskset that has a constant workload over time. This result
complies with Corollary 10. Moreover, the little core, which
only has 37.5% computing power compared with the big
core and consumes considerably less power even when
running at full speed, will be selected by the optimizer
before considering the big cores. This is why we can see two
upwards parabolic curves in the figures, where the first one
corresponds to the case where only little cores in the system
are selected, while both core types are selected in the second,
which happens when the minimum taskset density is larger
than the little-core cluster’s capacity.
However, for a practical system, where a processor has
discrete speed levels, the constant speed assignment is not
an optimal strategy. As can be observed in Figure 6b, the
LP-DVFS and GWA-DDiscrete are energy optimal, while
the GWA-SDiscrete is not. The results imply that to obtain
an energy optimal schedule, a time-varying combination of
discrete speed levels is necessary.
TABLE 6: Constrained deadline tasksets for simulation
D Taskset
0.250 (0.9375,5,10),(0.625,10,10)
0.375 (1.5625,5,10),(0.625,10,10)
0.500 (1.875,5,10),(1.25,10,10)
0.625 (1.875,5,10),(1,5,10),(0.5,10,10)
0.750 (1.875,5,10),(1.625,5,10),(0.5,10,10)
0.875 (1.875,5,40),(1.75,5,40),(6,40,40)
1.000 (1.875,5,40),(1.875,5,40),(0.5,5,40),(6,40,40)
1.125 (1.875,5,40),(1.5,5,40),(1.3125,5,40),(6,40,40),(1.5,40,40)
1.25 (1.875,5,40),(1.875,5,40),(1.5625,5,40),(6,40,40),(1.5,40,40)
1.375 (1.875,5,40),(1.875,5,40),(1.875,5,40),(6,40,40),(4,40,40)
For a real-time taskset with constrained deadlines, we
consider a system with one big core and one LITTLE core,
i.e. a system capacity of 1.375=(1+0.375). The simulation re-
sults of executing each taskset, listed in Table 6, are shown in
Figures 7, where the total energy consumption normalised
by GWA-NoDVFS is on the vertical axis. It can be seen from
the plots that for a taskset with a piecewise constant and
time-varying workload, i.e. constrained deadlines, GWA-
SVFS, GWA-DDiscrete and GWA-SDiscrete cannot provide
an optimal energy consumption, while our algorithms are
optimal. This is because time is incorporated in our for-
mulations, which provides benefits for solving a scheduling
problem with a time-varying workload as well as a constant
workload.
Lastly, it has to be mentioned that the energy saving
percentage varies with the taskset, which implies that the
number on the plots shown here can be varied, but the
significant outcomes stay the same.
6 CONCLUSIONS
This work presents multiprocessor scheduling as an optimal
control problem with the objective of minimizing the total
energy consumption. We have shown that the scheduling
problem is computationally tractable by first solving a work-
load partitioning problem, then a task ordering problem.
The simulation results illustrate that our algorithms are
both feasibility optimal and energy optimal when compared
to an existing global energy/feasibility optimal workload
allocation algorithm. Moreover, we have shown via proof
and simulation that a constant frequency scaling scheme is
enough to guarantee optimal energy consumption for an
ideal system with a constant workload and convex power
function, while this is not true in the case of a time-
varying workload or a non-convex power function. For a
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Fig. 6: Simulation results for scheduling real-time tasks with implicit deadlines
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Fig. 7: Simulation results for scheduling real-time tasks with constrained deadlines
practical system with discrete speed levels, a time-varying
speed assignment is necessary to obtain an optimal energy
consumption in general.
For future work, one could incorporate a DPM scheme
and formulate the problem as a multi-objective optimization
problem to further reduce energy consumption of a system.
Extending the idea presented here to cope with uncertainty
in a task’s execution time using feedback is also possible.
Though our work has been focused on minimizing the
energy consumption, the framework could be easily applied
to other objectives such as leakage-aware, thermal-aware
and communication-aware scheduling problems. Numeri-
cally efficient methods could also be developed to solve
optimization problems defined here.
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